Damaged LMS

Discussions related to schematic capture, PCB layout, signal integrity, and RF development

Moderator: robert.ghilduta

Post Reply
pkurucz
Posts: 3
Joined: Thu Aug 22, 2013 1:39 pm
Location: Upstate, NY

Damaged LMS

Post by pkurucz » Tue Oct 20, 2015 3:36 pm

Good-day folks. I think may have damaged the lms6002D transceiver on my bladerf (an errant string of solder on my bench may have shorted out one of the LDOs) and just wanted confirmation from others in the know that this is the case before I attempt to replace the chip.

The symptoms are a s follows:
Takes 2 invocations to successfully open the device.
Appears that the vco/synths never lock when tuning a frequency.

Any thoughts and things to try would be appreciated.

Thanks,

~pk

Code: Select all

C02L7M69F5V7:liquid-wlan paulkurucz$ bladeRF-cli -v verbose -i
[VERBOSE @ libusb.c:536] Using libusb version: 1.0.20.11004
[VERBOSE @ libusb.c:417] Found a bladeRF (idx=0)
[VERBOSE @ capabilities.c:41] Capability mask before FPGA load: 0x0000000300000000
[VERBOSE @ usb.c:112] Changing to USB alt setting 0
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:169] Read FPGA version: 0.4.1
[VERBOSE @ capabilities.c:80] Capability mask after FPGA load: 0x00000003000000ff
[VERBOSE @ usb.c:180] Using current packet handler formats
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000000
[VERBOSE @ bladerf_priv.c:151] Default GPIO value found - initializing device
[VERBOSE @ nios_access.c:309] nios_config_write: Wrote 0x00000057
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x40
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x40
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x01 from addr 0x70
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x70
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x3e to addr 0x05
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x40 to addr 0x47
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x29 to addr 0x59
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x36 to addr 0x64
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x37 to addr 0x79
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x3f
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x80 to addr 0x3f
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x5f
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x80 to addr 0x5f
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x6e
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xc0 to addr 0x6e
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x16
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0c to addr 0x16
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x17
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x03 to addr 0x17
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x18
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x03 to addr 0x18
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x8c from addr 0x26
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x8c to addr 0x26
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0xe0 from addr 0x27
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xe3 to addr 0x27
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x40 from addr 0x28
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x43 to addr 0x28
[VERBOSE @ si5338.c:525] Setting integer sample rate: 1000000
[VERBOSE @ si5338.c:383] Found r value of: 4
[VERBOSE @ si5338.c:393] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:422] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:211] MSx P1: 0x00009c66 (40038) P2: 0x00000002 (2) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 1000000 + 0/1
[VERBOSE @ si5338.c:234] Writing MS2
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x26
[VERBOSE @ si5338.c:243] Wrote enable register: 0x03
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x03 to addr 0x26
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x66 to addr 0x4b
[VERBOSE @ si5338.c:257] Wrote regs[0]: 0x66
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x9c to addr 0x4c
[VERBOSE @ si5338.c:257] Wrote regs[1]: 0x9c
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x08 to addr 0x4d
[VERBOSE @ si5338.c:257] Wrote regs[2]: 0x08
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x4e
[VERBOSE @ si5338.c:257] Wrote regs[3]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x4f
[VERBOSE @ si5338.c:257] Wrote regs[4]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x50
[VERBOSE @ si5338.c:257] Wrote regs[5]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x05 to addr 0x51
[VERBOSE @ si5338.c:257] Wrote regs[6]: 0x05
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x52
[VERBOSE @ si5338.c:257] Wrote regs[7]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x53
[VERBOSE @ si5338.c:257] Wrote regs[8]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x54
[VERBOSE @ si5338.c:257] Wrote regs[9]: 0x00
[VERBOSE @ si5338.c:272] Wrote r register: 0xc8
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xc8 to addr 0x21
[VERBOSE @ si5338.c:542] Set actual integer sample rate: 1000000
[VERBOSE @ si5338.c:525] Setting integer sample rate: 1000000
[VERBOSE @ si5338.c:383] Found r value of: 4
[VERBOSE @ si5338.c:393] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:422] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:211] MSx P1: 0x00009c66 (40038) P2: 0x00000002 (2) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 1000000 + 0/1
[VERBOSE @ si5338.c:234] Writing MS1
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x25
[VERBOSE @ si5338.c:243] Wrote enable register: 0x01
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x01 to addr 0x25
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x66 to addr 0x40
[VERBOSE @ si5338.c:257] Wrote regs[0]: 0x66
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x9c to addr 0x41
[VERBOSE @ si5338.c:257] Wrote regs[1]: 0x9c
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x08 to addr 0x42
[VERBOSE @ si5338.c:257] Wrote regs[2]: 0x08
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x43
[VERBOSE @ si5338.c:257] Wrote regs[3]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x44
[VERBOSE @ si5338.c:257] Wrote regs[4]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x45
[VERBOSE @ si5338.c:257] Wrote regs[5]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x05 to addr 0x46
[VERBOSE @ si5338.c:257] Wrote regs[6]: 0x05
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x47
[VERBOSE @ si5338.c:257] Wrote regs[7]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x48
[VERBOSE @ si5338.c:257] Wrote regs[8]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x49
[VERBOSE @ si5338.c:257] Wrote regs[9]: 0x00
[VERBOSE @ si5338.c:272] Wrote r register: 0xc8
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xc8 to addr 0x20
[VERBOSE @ si5338.c:542] Set actual integer sample rate: 1000000
[DEBUG @ tuning.c:82] Default tuning mode: FPGA
[DEBUG @ tuning.c:134] Setting TX frequency to 1000000000
[VERBOSE @ lms.c:358] VCOCAP estimate: 26
[VERBOSE @ lms.c:1678] ---- Frequency ----
[VERBOSE @ lms.c:1679]   x        : 4
[VERBOSE @ lms.c:1680]   nint     : 104
[VERBOSE @ lms.c:1681]   nfrac    : 1398101
[VERBOSE @ lms.c:1682]   freqsel  : 0x25
[VERBOSE @ lms.c:1683]   reference: 38400000
[VERBOSE @ lms.c:1684]   freq     : 1000000000
[VERBOSE @ nios_access.c:669] nios_retune: module=TX timestamp=0 nint=104 nfrac=1398101
				freqsel=0x25 vcocap=0x1a low_band=1 quick_tune=0
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[DEBUG @ nios_access.c:692] FPGA tuning reported failure.
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
Failed to open device (first available): An unexpected error occurred
C02L7M69F5V7:liquid-wlan paulkurucz$ 
C02L7M69F5V7:liquid-wlan paulkurucz$ 
C02L7M69F5V7:liquid-wlan paulkurucz$ bladeRF-cli -v verbose -i
[VERBOSE @ libusb.c:536] Using libusb version: 1.0.20.11004
[VERBOSE @ libusb.c:417] Found a bladeRF (idx=0)
[VERBOSE @ capabilities.c:41] Capability mask before FPGA load: 0x0000000300000000
[VERBOSE @ usb.c:112] Changing to USB alt setting 0
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:169] Read FPGA version: 0.4.1
[VERBOSE @ capabilities.c:80] Capability mask after FPGA load: 0x00000003000000ff
[VERBOSE @ usb.c:180] Using current packet handler formats
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
[DEBUG @ tuning.c:82] Default tuning mode: FPGA
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
bladeRF> 
bladeRF> 


Issuing an open command to attempt to re-open the device:

Code: Select all


bladeRF> 
bladeRF> open
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ libusb.c:536] Using libusb version: 1.0.20.11004
[VERBOSE @ libusb.c:417] Found a bladeRF (idx=0)
[VERBOSE @ capabilities.c:41] Capability mask before FPGA load: 0x0000000300000000
[VERBOSE @ usb.c:112] Changing to USB alt setting 0
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:169] Read FPGA version: 0.4.1
[VERBOSE @ capabilities.c:80] Capability mask after FPGA load: 0x00000003000000ff
[VERBOSE @ usb.c:180] Using current packet handler formats
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
[DEBUG @ tuning.c:82] Default tuning mode: FPGA
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057


Try calibrating the LMS chip:

Code: Select all



bladeRF> 
bladeRF> calibrate lms
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x54
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x41 from addr 0x20
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x20 from addr 0x21
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x22
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x23
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0xb1 from addr 0x25
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x94 from addr 0x29
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
[VERBOSE @ si5338.c:288] Reading MS1
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x01 from addr 0x25
[VERBOSE @ si5338.c:297] Read enable register: 0x01
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x66 from addr 0x40
[VERBOSE @ si5338.c:306] Read regs[0]: 0x66
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x9c from addr 0x41
[VERBOSE @ si5338.c:306] Read regs[1]: 0x9c
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x08 from addr 0x42
[VERBOSE @ si5338.c:306] Read regs[2]: 0x08
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x43
[VERBOSE @ si5338.c:306] Read regs[3]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x44
[VERBOSE @ si5338.c:306] Read regs[4]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x45
[VERBOSE @ si5338.c:306] Read regs[5]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x05 from addr 0x46
[VERBOSE @ si5338.c:306] Read regs[6]: 0x05
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x47
[VERBOSE @ si5338.c:306] Read regs[7]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x48
[VERBOSE @ si5338.c:306] Read regs[8]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x49
[VERBOSE @ si5338.c:306] Read regs[9]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0xc8 from addr 0x20
[VERBOSE @ si5338.c:316] Read r register: 0xc8
[VERBOSE @ si5338.c:156] Unpacked P1: 0x00009c66 (40038) P2: 0x00000002 (2) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:174] Unpacked a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:175] Unpacked r: 4
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 1000000 + 0/1
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x54
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x02 to addr 0x54
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x55
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x54
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x3c to addr 0x54
[VERBOSE @ si5338.c:525] Setting integer sample rate: 3000000
[VERBOSE @ si5338.c:383] Found r value of: 1
[VERBOSE @ si5338.c:393] MSx a + b/c: 422 + 2/5
[VERBOSE @ si5338.c:422] MSx a + b/c: 422 + 2/5
[VERBOSE @ si5338.c:211] MSx P1: 0x0000d133 (53555) P2: 0x00000001 (1) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 3000000 + 0/1
[VERBOSE @ si5338.c:234] Writing MS1
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x01 from addr 0x25
[VERBOSE @ si5338.c:243] Wrote enable register: 0x01
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x01 to addr 0x25
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x33 to addr 0x40
[VERBOSE @ si5338.c:257] Wrote regs[0]: 0x33
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xd1 to addr 0x41
[VERBOSE @ si5338.c:257] Wrote regs[1]: 0xd1
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x04 to addr 0x42
[VERBOSE @ si5338.c:257] Wrote regs[2]: 0x04
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x43
[VERBOSE @ si5338.c:257] Wrote regs[3]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x44
[VERBOSE @ si5338.c:257] Wrote regs[4]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x45
[VERBOSE @ si5338.c:257] Wrote regs[5]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x05 to addr 0x46
[VERBOSE @ si5338.c:257] Wrote regs[6]: 0x05
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x47
[VERBOSE @ si5338.c:257] Wrote regs[7]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x48
[VERBOSE @ si5338.c:257] Wrote regs[8]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x49
[VERBOSE @ si5338.c:257] Wrote regs[9]: 0x00
[VERBOSE @ si5338.c:272] Wrote r register: 0xc0
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xc0 to addr 0x20
[VERBOSE @ si5338.c:542] Set actual integer sample rate: 3000000
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x34
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x10
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x11
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x12
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x13
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x15
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x19

  Error: File or device I/O failure


And trying to set the frequency:

Code: Select all


bladeRF> set frequency 1.1g

[DEBUG @ tuning.c:134] Setting RX frequency to 1100000000
[VERBOSE @ lms.c:358] VCOCAP estimate: 48
[VERBOSE @ lms.c:1678] ---- Frequency ----
[VERBOSE @ lms.c:1679]   x        : 4
[VERBOSE @ lms.c:1680]   nint     : 114
[VERBOSE @ lms.c:1681]   nfrac    : 4893355
[VERBOSE @ lms.c:1682]   freqsel  : 0x25
[VERBOSE @ lms.c:1683]   reference: 38400000
[VERBOSE @ lms.c:1684]   freq     : 1100000000
[VERBOSE @ nios_access.c:669] nios_retune: module=RX timestamp=0 nint=114 nfrac=4893355
				freqsel=0x25 vcocap=0x30 low_band=1 quick_tune=0
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[DEBUG @ nios_access.c:692] FPGA tuning reported failure.
[DEBUG @ tuning.c:134] Setting TX frequency to 1100000000
[VERBOSE @ lms.c:358] VCOCAP estimate: 48
[VERBOSE @ lms.c:1678] ---- Frequency ----
[VERBOSE @ lms.c:1679]   x        : 4
[VERBOSE @ lms.c:1680]   nint     : 114
[VERBOSE @ lms.c:1681]   nfrac    : 4893355
[VERBOSE @ lms.c:1682]   freqsel  : 0x25
[VERBOSE @ lms.c:1683]   reference: 38400000
[VERBOSE @ lms.c:1684]   freq     : 1100000000
[VERBOSE @ nios_access.c:669] nios_retune: module=TX timestamp=0 nint=114 nfrac=4893355
				freqsel=0x25 vcocap=0x30 low_band=1 quick_tune=0
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[DEBUG @ nios_access.c:692] FPGA tuning reported failure.


  Error: An unexpected error occurred


Platform info:

Code: Select all


bladeRF> info

  Serial #:                 2e8399510174cc592df6592413df57fa
  VCTCXO DAC calibration:   0x9a05
  FPGA size:                40 KLE
  FPGA loaded:              yes
  USB bus:                  21
  USB address:              7
  USB speed:                SuperSpeed
  Backend:                  libusb
  Instance:                 0


bladeRF> version

  bladeRF-cli version:        1.2.1-git-8ec3f65
  libbladeRF version:         1.4.3-git-8ec3f65

  Firmware version:           1.8.1
  FPGA version:               0.4.1

bladeRF> 


jynik
Posts: 455
Joined: Thu Jun 06, 2013 8:15 pm

Re: Damaged LMS

Post by jynik » Fri Oct 23, 2015 3:41 pm

Could you set BLADERF_DEFAULT_TUNING_MODE=host in your environment and then re-run a frequency tuning operation with verbose output?

That will give us some more information about what's going on in various registers, because the tuning algorithm will be run on the host rather than in the FPGA.

pkurucz
Posts: 3
Joined: Thu Aug 22, 2013 1:39 pm
Location: Upstate, NY

Re: Damaged LMS

Post by pkurucz » Thu Oct 29, 2015 11:57 am

Sure heres how things look:

Code: Select all

C02L7M69F5V7:liquid-wlan paulkurucz$ export BLADERF_DEFAULT_TUNING_MODE=host
C02L7M69F5V7:liquid-wlan paulkurucz$ bladeRF-cli -v verbose -i
[VERBOSE @ libusb.c:536] Using libusb version: 1.0.20.11004
[VERBOSE @ libusb.c:417] Found a bladeRF (idx=0)
[VERBOSE @ capabilities.c:41] Capability mask before FPGA load: 0x0000000300000000
[VERBOSE @ usb.c:112] Changing to USB alt setting 0
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:169] Read FPGA version: 0.4.1
[VERBOSE @ capabilities.c:80] Capability mask after FPGA load: 0x00000003000000ff
[VERBOSE @ usb.c:180] Using current packet handler formats
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000000
[VERBOSE @ bladerf_priv.c:151] Default GPIO value found - initializing device
[VERBOSE @ nios_access.c:309] nios_config_write: Wrote 0x00000057
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x40
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x40
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x01 from addr 0x70
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x70
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x3e to addr 0x05
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x40 to addr 0x47
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x29 to addr 0x59
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x36 to addr 0x64
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x37 to addr 0x79
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x3f
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x80 to addr 0x3f
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x5f
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x80 to addr 0x5f
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x6e
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xc0 to addr 0x6e
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x16
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0c to addr 0x16
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x17
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x03 to addr 0x17
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x18
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x03 to addr 0x18
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x8c from addr 0x26
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x8c to addr 0x26
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0xe0 from addr 0x27
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xe3 to addr 0x27
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x40 from addr 0x28
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x43 to addr 0x28
[VERBOSE @ si5338.c:525] Setting integer sample rate: 1000000
[VERBOSE @ si5338.c:383] Found r value of: 4
[VERBOSE @ si5338.c:393] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:422] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:211] MSx P1: 0x00009c66 (40038) P2: 0x00000002 (2) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 1000000 + 0/1
[VERBOSE @ si5338.c:234] Writing MS2
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x26
[VERBOSE @ si5338.c:243] Wrote enable register: 0x03
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x03 to addr 0x26
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x66 to addr 0x4b
[VERBOSE @ si5338.c:257] Wrote regs[0]: 0x66
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x9c to addr 0x4c
[VERBOSE @ si5338.c:257] Wrote regs[1]: 0x9c
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x08 to addr 0x4d
[VERBOSE @ si5338.c:257] Wrote regs[2]: 0x08
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x4e
[VERBOSE @ si5338.c:257] Wrote regs[3]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x4f
[VERBOSE @ si5338.c:257] Wrote regs[4]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x50
[VERBOSE @ si5338.c:257] Wrote regs[5]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x05 to addr 0x51
[VERBOSE @ si5338.c:257] Wrote regs[6]: 0x05
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x52
[VERBOSE @ si5338.c:257] Wrote regs[7]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x53
[VERBOSE @ si5338.c:257] Wrote regs[8]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x54
[VERBOSE @ si5338.c:257] Wrote regs[9]: 0x00
[VERBOSE @ si5338.c:272] Wrote r register: 0xc8
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xc8 to addr 0x21
[VERBOSE @ si5338.c:542] Set actual integer sample rate: 1000000
[VERBOSE @ si5338.c:525] Setting integer sample rate: 1000000
[VERBOSE @ si5338.c:383] Found r value of: 4
[VERBOSE @ si5338.c:393] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:422] MSx a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:211] MSx P1: 0x00009c66 (40038) P2: 0x00000002 (2) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 1000000 + 0/1
[VERBOSE @ si5338.c:234] Writing MS1
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x25
[VERBOSE @ si5338.c:243] Wrote enable register: 0x01
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x01 to addr 0x25
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x66 to addr 0x40
[VERBOSE @ si5338.c:257] Wrote regs[0]: 0x66
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x9c to addr 0x41
[VERBOSE @ si5338.c:257] Wrote regs[1]: 0x9c
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x08 to addr 0x42
[VERBOSE @ si5338.c:257] Wrote regs[2]: 0x08
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x43
[VERBOSE @ si5338.c:257] Wrote regs[3]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x44
[VERBOSE @ si5338.c:257] Wrote regs[4]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x45
[VERBOSE @ si5338.c:257] Wrote regs[5]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x05 to addr 0x46
[VERBOSE @ si5338.c:257] Wrote regs[6]: 0x05
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x47
[VERBOSE @ si5338.c:257] Wrote regs[7]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x48
[VERBOSE @ si5338.c:257] Wrote regs[8]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x49
[VERBOSE @ si5338.c:257] Wrote regs[9]: 0x00
[VERBOSE @ si5338.c:272] Wrote r register: 0xc8
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xc8 to addr 0x20
[VERBOSE @ si5338.c:542] Set actual integer sample rate: 1000000
[DEBUG @ tuning.c:78] Default tuning mode: host
[DEBUG @ tuning.c:134] Setting TX frequency to 1000000000
[VERBOSE @ lms.c:358] VCOCAP estimate: 26
[VERBOSE @ lms.c:1678] ---- Frequency ----
[VERBOSE @ lms.c:1679]   x        : 4
[VERBOSE @ lms.c:1680]   nint     : 104
[VERBOSE @ lms.c:1681]   nfrac    : 1398101
[VERBOSE @ lms.c:1682]   freqsel  : 0x25
[VERBOSE @ lms.c:1683]   reference: 38400000
[VERBOSE @ lms.c:1684]   freq     : 1000000000
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x09
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x05 to addr 0x09
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x19
[VERBOSE @ lms.c:1793] Writing VCOCAP=26
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x1a to addr 0x19
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x15
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x08
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x46
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x95 to addr 0x15
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x34 to addr 0x90
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x15 to addr 0x91
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x55 to addr 0x92
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x55 to addr 0x93
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(50)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:2060] Estimate NORM: Walking up to HIGH.
[VERBOSE @ lms.c:1793] Writing VCOCAP=25
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x19 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=24
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x18 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=23
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x17 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=22
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x16 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=21
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x15 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=20
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x14 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=19
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x13 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=18
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x12 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=17
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x11 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=16
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x10 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=15
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0f to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=14
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0e to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=13
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0d to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=12
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0c to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=11
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0b to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=10
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x0a to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=9
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x09 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=8
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x08 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=7
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x07 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=6
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x06 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[ERROR @ lms.c:1905] VTUNE High->Norm loop failed to converge.
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x09
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x09
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
Failed to open device (first available): An unexpected error occurred
C02L7M69F5V7:liquid-wlan paulkurucz$ 

Code: Select all

C02L7M69F5V7:liquid-wlan paulkurucz$ bladeRF-cli -v verbose -i
[VERBOSE @ libusb.c:536] Using libusb version: 1.0.20.11004
[VERBOSE @ libusb.c:417] Found a bladeRF (idx=0)
[VERBOSE @ capabilities.c:41] Capability mask before FPGA load: 0x0000000300000000
[VERBOSE @ usb.c:112] Changing to USB alt setting 0
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:169] Read FPGA version: 0.4.1
[VERBOSE @ capabilities.c:80] Capability mask after FPGA load: 0x00000003000000ff
[VERBOSE @ usb.c:180] Using current packet handler formats
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
[DEBUG @ tuning.c:78] Default tuning mode: host
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057

Code: Select all

bladeRF> open
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ libusb.c:536] Using libusb version: 1.0.20.11004
[VERBOSE @ libusb.c:417] Found a bladeRF (idx=0)
[VERBOSE @ capabilities.c:41] Capability mask before FPGA load: 0x0000000300000000
[VERBOSE @ usb.c:112] Changing to USB alt setting 0
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:169] Read FPGA version: 0.4.1
[VERBOSE @ capabilities.c:80] Capability mask after FPGA load: 0x00000003000000ff
[VERBOSE @ usb.c:180] Using current packet handler formats
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ usb.c:112] Changing to USB alt setting 2
[VERBOSE @ usb.c:112] Changing to USB alt setting 1
[VERBOSE @ nios_access.c:664] Clearing RX retune queue.
[VERBOSE @ nios_access.c:687] RX operation duration: 0
[VERBOSE @ nios_access.c:664] Clearing TX retune queue.
[VERBOSE @ nios_access.c:687] TX operation duration: 0
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
[DEBUG @ tuning.c:78] Default tuning mode: host
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057

bladeRF> 
bladeRF> 
bladeRF> calibrate lms
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x54
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x41 from addr 0x20
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x20 from addr 0x21
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x22
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x23
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0xb1 from addr 0x25
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x94 from addr 0x29
[VERBOSE @ nios_access.c:298] nios_config_read: Read 0x00000057
[VERBOSE @ si5338.c:288] Reading MS1
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x01 from addr 0x25
[VERBOSE @ si5338.c:297] Read enable register: 0x01
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x66 from addr 0x40
[VERBOSE @ si5338.c:306] Read regs[0]: 0x66
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x9c from addr 0x41
[VERBOSE @ si5338.c:306] Read regs[1]: 0x9c
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x08 from addr 0x42
[VERBOSE @ si5338.c:306] Read regs[2]: 0x08
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x43
[VERBOSE @ si5338.c:306] Read regs[3]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x44
[VERBOSE @ si5338.c:306] Read regs[4]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x45
[VERBOSE @ si5338.c:306] Read regs[5]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x05 from addr 0x46
[VERBOSE @ si5338.c:306] Read regs[6]: 0x05
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x47
[VERBOSE @ si5338.c:306] Read regs[7]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x48
[VERBOSE @ si5338.c:306] Read regs[8]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x00 from addr 0x49
[VERBOSE @ si5338.c:306] Read regs[9]: 0x00
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0xc8 from addr 0x20
[VERBOSE @ si5338.c:316] Read r register: 0xc8
[VERBOSE @ si5338.c:156] Unpacked P1: 0x00009c66 (40038) P2: 0x00000002 (2) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:174] Unpacked a + b/c: 316 + 4/5
[VERBOSE @ si5338.c:175] Unpacked r: 4
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 1000000 + 0/1
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x54
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x02 to addr 0x54
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x55
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x54
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x3c to addr 0x54
[VERBOSE @ si5338.c:525] Setting integer sample rate: 3000000
[VERBOSE @ si5338.c:383] Found r value of: 1
[VERBOSE @ si5338.c:393] MSx a + b/c: 422 + 2/5
[VERBOSE @ si5338.c:422] MSx a + b/c: 422 + 2/5
[VERBOSE @ si5338.c:211] MSx P1: 0x0000d133 (53555) P2: 0x00000001 (1) P3: 0x00000005 (5)
[VERBOSE @ si5338.c:347] Calculated multisynth frequency: 3000000 + 0/1
[VERBOSE @ si5338.c:234] Writing MS1
[VERBOSE @ nios_access.c:385] nios_si5338_read: Read 0x01 from addr 0x25
[VERBOSE @ si5338.c:243] Wrote enable register: 0x01
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x01 to addr 0x25
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x33 to addr 0x40
[VERBOSE @ si5338.c:257] Wrote regs[0]: 0x33
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xd1 to addr 0x41
[VERBOSE @ si5338.c:257] Wrote regs[1]: 0xd1
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x04 to addr 0x42
[VERBOSE @ si5338.c:257] Wrote regs[2]: 0x04
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x43
[VERBOSE @ si5338.c:257] Wrote regs[3]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x44
[VERBOSE @ si5338.c:257] Wrote regs[4]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x45
[VERBOSE @ si5338.c:257] Wrote regs[5]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x05 to addr 0x46
[VERBOSE @ si5338.c:257] Wrote regs[6]: 0x05
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x47
[VERBOSE @ si5338.c:257] Wrote regs[7]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x48
[VERBOSE @ si5338.c:257] Wrote regs[8]: 0x00
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0x00 to addr 0x49
[VERBOSE @ si5338.c:257] Wrote regs[9]: 0x00
[VERBOSE @ si5338.c:272] Wrote r register: 0xc0
[VERBOSE @ nios_access.c:397] nios_si5338_write: Wrote 0xc0 to addr 0x20
[VERBOSE @ si5338.c:542] Set actual integer sample rate: 3000000
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x34
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x10
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x11
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x12
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x13
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x15
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x19

  Error: File or device I/O failure

bladeRF> 

Code: Select all

bladeRF> set frequency 1.1g

[DEBUG @ tuning.c:134] Setting RX frequency to 1100000000
[VERBOSE @ lms.c:358] VCOCAP estimate: 48
[VERBOSE @ lms.c:1678] ---- Frequency ----
[VERBOSE @ lms.c:1679]   x        : 4
[VERBOSE @ lms.c:1680]   nint     : 114
[VERBOSE @ lms.c:1681]   nfrac    : 4893355
[VERBOSE @ lms.c:1682]   freqsel  : 0x25
[VERBOSE @ lms.c:1683]   reference: 38400000
[VERBOSE @ lms.c:1684]   freq     : 1100000000
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x09
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x05 to addr 0x09
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x94 from addr 0x29
[VERBOSE @ lms.c:1793] Writing VCOCAP=48
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xb0 to addr 0x29
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0xb1 from addr 0x25
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x08
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x46
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x95 to addr 0x25
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x39 to addr 0xa0
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x4a to addr 0xa1
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xaa to addr 0xa2
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xab to addr 0xa3
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(50)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:2060] Estimate NORM: Walking up to HIGH.
[VERBOSE @ lms.c:1793] Writing VCOCAP=47
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xaf to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=46
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xae to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=45
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xad to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=44
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xac to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=43
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xab to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=42
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xaa to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=41
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa9 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=40
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa8 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=39
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa7 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=38
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa6 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=37
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa5 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=36
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa4 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=35
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa3 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=34
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa2 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=33
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa1 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=32
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xa0 to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=31
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x9f to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=30
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x9e to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=29
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x9d to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[VERBOSE @ lms.c:1793] Writing VCOCAP=28
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x9c to addr 0x29
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x03 from addr 0x2a
[ERROR @ lms.c:1905] VTUNE High->Norm loop failed to converge.
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x09
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x09
[DEBUG @ tuning.c:134] Setting TX frequency to 1100000000
[VERBOSE @ lms.c:358] VCOCAP estimate: 48
[VERBOSE @ lms.c:1678] ---- Frequency ----
[VERBOSE @ lms.c:1679]   x        : 4
[VERBOSE @ lms.c:1680]   nint     : 114
[VERBOSE @ lms.c:1681]   nfrac    : 4893355
[VERBOSE @ lms.c:1682]   freqsel  : 0x25
[VERBOSE @ lms.c:1683]   reference: 38400000
[VERBOSE @ lms.c:1684]   freq     : 1100000000
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x09
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x05 to addr 0x09
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x19
[VERBOSE @ lms.c:1793] Writing VCOCAP=48
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x30 to addr 0x19
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x15
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x08
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x46
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x95 to addr 0x15
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x39 to addr 0x90
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x4a to addr 0x91
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xaa to addr 0x92
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0xab to addr 0x93
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(50)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:2060] Estimate NORM: Walking up to HIGH.
[VERBOSE @ lms.c:1793] Writing VCOCAP=47
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x2f to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=46
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x2e to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=45
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x2d to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=44
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x2c to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=43
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x2b to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=42
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x2a to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=41
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x29 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=40
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x28 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=39
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x27 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=38
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x26 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=37
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x25 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=36
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x24 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=35
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x23 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=34
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x22 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=33
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x21 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=32
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x20 to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=31
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x1f to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=30
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x1e to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=29
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x1d to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[VERBOSE @ lms.c:1793] Writing VCOCAP=28
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x1c to addr 0x19
[VERBOSE @ lms.c:1778] VTUNE_BUSY_WAIT(25)
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x1a
[ERROR @ lms.c:1905] VTUNE High->Norm loop failed to converge.
[VERBOSE @ nios_access.c:409] nios_lms6_read: Read 0x00 from addr 0x09
[VERBOSE @ nios_access.c:421] nios_lms6_write: Wrote 0x00 to addr 0x09


  Error: An unexpected error occurred

bladeRF> 

Code: Select all

bladeRF> info

  Serial #:                 2e8399510174cc592df6592413df57fa
  VCTCXO DAC calibration:   0x9a05
  FPGA size:                40 KLE
  FPGA loaded:              yes
  USB bus:                  21
  USB address:              7
  USB speed:                SuperSpeed
  Backend:                  libusb
  Instance:                 0

bladeRF> version

  bladeRF-cli version:        1.2.1-git-8ec3f65
  libbladeRF version:         1.4.3-git-8ec3f65

  Firmware version:           1.8.1
  FPGA version:               0.4.1


jynik
Posts: 455
Joined: Thu Jun 06, 2013 8:15 pm

Re: Damaged LMS

Post by jynik » Wed Nov 04, 2015 10:32 am

Sorry for the delay!

I was hoping to see that only RX or TX was failing when tuning. However, it seems that both channels are failing.

It's tough to say at this point what could be the problem and largely becomes a matter of tracking down which region of the chip or surrounding circuitry is damaged. One thing you could try to do is to take a look at page 11 of the bladeRF schematic. You could monitor the voltages of the RX and TX VTUNE pins via R263 and R265, respectively. (These will be under the removable tin over the LMS6.) When tuning, we try to drive these voltages withing 0.5 to 2V (nominally 1.5V) to ensure the PLL is locked.

I know that isn't much, but hopefully it gives you some sort of starting point.

- Jon

pkurucz
Posts: 3
Joined: Thu Aug 22, 2013 1:39 pm
Location: Upstate, NY

Re: Damaged LMS

Post by pkurucz » Thu Nov 05, 2015 1:21 pm

jynik wrote:Sorry for the delay!

I was hoping to see that only RX or TX was failing when tuning. However, it seems that both channels are failing.

It's tough to say at this point what could be the problem and largely becomes a matter of tracking down which region of the chip or surrounding circuitry is damaged. One thing you could try to do is to take a look at page 11 of the bladeRF schematic. You could monitor the voltages of the RX and TX VTUNE pins via R263 and R265, respectively. (These will be under the removable tin over the LMS6.) When tuning, we try to drive these voltages withing 0.5 to 2V (nominally 1.5V) to ensure the PLL is locked.

I know that isn't much, but hopefully it gives you some sort of starting point.

- Jon
Thanks for the pointers Jon. Looks like both the tune line are a 0V and I don't see any pulses out of the charge pump outputs. Thought I do see 1.8V @ the *VCO18 and *PLL18 rails feeding the part.

~pk

Post Reply