Page 1 of 1

Minimize sampling jitter

Posted: Thu Oct 29, 2020 3:14 pm
by jarek556
What is the best way to get stable sampling rate ? Can I use external clock providing directly sampling frequency, i.e 30.72MHz ?

Re: Minimize sampling jitter

Posted: Thu Dec 03, 2020 5:23 pm
by robert.ghilduta
For a discussion on fundamental clock inputs and reference clocks, please take a look at https://www.nuand.com/frequently-asked- ... _reference . Basically the bladeRF 1.0 and bladeRF 2.0 should be able to take a certain kind of 38.4MHz as a fundamental clock input, and also the bladeRF 2.0 micro has an on-board ADF4002 PLL that can take the on-board 38.4MHz clock given a 10MHz reference.