Si5338 clock generator operation

[redhad]

Hi,
Can you explain to me the operation of Si5338 clock generator? The VCTCXO generates a frequency of 38.4 MHz calibrated DAC, what are the values of the frequencies generated by Si5338?
Thanks.

[bpadalino]

The Si5338 is a very good PLL which generates very, very little additive jitter and is capable of creating almost any frequency. This is useful to basically move the operation of "resampling" - changing sample rates - based on wanting to work with integer multiples of the base sample or symbol rate. An example for this is ATSC which has the great symbol rate of 4.5 * 684 / 286 MHz (+/- 30Hz). The actual symbol rate is around 10,762,237.8 Hz. The Si5338 is able to make this quirky, odd frequency from the 38.4MHz input. The FPGA wouldn't be able to get that accurate using it's internal PLL's.

Hope this helps.

Brian

[redhad]

Hi,
Thank you very much, what is the equation that links between the input frequency ( for example 38.4 MHz ) and output frequencies of Si5338, because I want to understand the BladeRF clock system ( FX3_CLK, C4_CLK, LMS_CLK, ..... ).
Thanks.

[bpadalino]

To know more about the si5338, check out the reference manual. Our implementation can be found in our repo in a file called si5338.c.

Hope this helps.

Brian

[redhad]

Thank you very much.